

FIG. 2

FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7






FIG. 9





FIG. 10






FIG. 12

TERMINAL NAME	NAME	ATTRIBUTE	FUNCTION	REMARK	CORRESPONDENCE TO SYMBOLS IN FIG. 1
	RSSIOUT	OUT/Analog	RSSI OUTPUT		MEASURED SIGNAL MRI
	RXBBOUTIX	OUT/Analog	RECEIVED BASEBAND I SIGNAL (Positive)		I SIGNAL
SIGNAL	RXBBOUTIY	OUT/Analog	RECEIVED BASEBAND I SIGNAL (Negative)		
	RXBBOUTQX	RXBBOUTQX OUT/Analog	RECEIVED BASEBAND Q SIGNAL (Positive)		Q SIGNAL
	RXBBOUTQY	RXBBOUTQY OUT/Analog	RECEIVED BASEBAND Q SIGNAL (Negative)		
	AGCGAIN [3]	IN/Digital	AGC GAIN SETTING VALUE INPUT, MSB	(SEE FIG. 11)	
	AGCGAIN [2]	IN/Digital	AGC GAIN SETTING VALUE INPUT		GAIN SELLING VALUE
	AGCGAIN [1] IN/Digital	IN/Digital	AGC GAIN SETTING VALUE INPUT		DATA TD
	AGCGAIN [0]	IN/Digital	AGC GAIN SETTING VALUE INPUT, LSB		
CONTROL	WAIT	IN/Digital	AGC GAIN SETTING VALUE LATCHING TIMING & DC OFFSET SETTING CONTROL		DC OFFSET CANCEL CONTROL/GAIN DATA LATCH SIGNAL KS
	MODE [2]	IN/Digital		(SEE TABLE 2-(1))	
	MODE [1]	IN/Digital	INPUT FOR OPERATION AND POWER SAVING MODE SETTING		
-	MODE [0]	IN/Digital			MODE CONTROL SIGNAL MC
	띰	IN/Digital	3-wire interface, LOAD ENABLE	(SEE TABLE 2-(2))	
	SDATA	IN/Digital	3-wire interface, SERIAL DATA	(SEE FIG. 15)	
	SCLK	IN/Digital	3-wire interface, SERIAL CLOCK		
	REFOLK	IN/Digital	20MHz REFERENCE CLOCK INPUT		REFERENCE CLOCK SCLK
	TXBBINIX	IN/Analog	BASEBAND I SIGNAL TO SEND (Positive)		I SIGNAL
SIGNAL	TXBBINIY	IN/Analog	BASEBAND I SIGNAL TO SEND (Negative)		
TO SEND	TXBBINQX	IN/Analog	BASEBAND Q SIGNAL TO SEND (Positive)		Q SIGNAL
	TXBBINQY	IN/Analog	BASEBAND Q SIGNAL TO SEND (Negative)		


FIG. 13

Bit			Description	1		
MODE [2]	MODE [1]	MODE [0]	Mode	Status	Power-on	Block
0	0	0	Idle	MAXIMUM POWER SAVING	_	
0	0	1	Pre-Heat	ONLY BGR CIRCUIT ON		
0	1	0	Warm-Up	BGR-Synthesizer OPERATION		
0	1	1	TX-Cal	TRANSMISSION BLOCK CALIBRATION	•	
0	0	0	RX-Cal	RECEIVING BLOCK CALIBRATION		
1	0	1	RX	RECEIVING OPERATION		
1	1	0	TX	TRANSMISSION OPERATION		
1	1	1	TBD	TBD	TBD	<u>, , , , , , , , , , , , , , , , , , , </u>

FIG. 14

Register	Word	d #	Serial Bits						
_	LSB	2	3	4	5	6	7	8	MSB
Test	0	0	T0	T1	T2	T3	T4	T5	T6
Synth Ch	0	1	SR	C0	C1	C2	C3	C4	C5
TX Power	1	0	P0	P1	P2	P3	Don't Care		
(TBD)	1	1	(TBD)						

FIG. 15






FIG. 17





FIG. 18






FIG. 20

